- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Filters: author is Mai [Clear All Filters]
Journal Article
"Newcache: secure cache architecture thwarting cache side channel attacks",
IEEE Micro Special Issues on Security, vol. 36, issue 5, Sept/Oct 2016.
Abstract
Tagged XML BibTex
Conference Paper
"A 32kB Secure Cache Memory with Dynamic Replacement Mapping in 65nm bulk CMOS",
IEEE Asian Solid-States Circuit Conference (A-SSCC), Xiamen, China, November 2015.
Tagged XML BibTex