A 32kB Secure Cache Memory with Dynamic Replacement Mapping in 65nm bulk CMOS

Source:

IEEE Asian Solid-States Circuit Conference (A-SSCC), Xiamen, China (2015)

AttachmentSize
A-SSCC.pdf3.85 MB