- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Filters: keyword is cache [Clear All Filters]
N
"A refined look at Bernstein's AES side-channel analysis",
Fast abstract in the Proceedings of the 2006 ACM Symposium on Information, Computer and Communications Security (ASIACCS 2006), Taipei, Taiwan, ACM, pp. 369, March 2006.
Tagged XML BibTex
W
"Covert and Side Channels due to Processor Architecture",
Proceedings of the 22nd Annual Computer Security Applications Conference (ACSAC'06), pp. 473-482, December 2006.
Abstract
Tagged XML BibTex