- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Z
"Power-Grid Controller Anomaly Detection with Enhanced Temporal Deep Learning",
IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), 05/08/2019.
Tagged XML BibTex
"Machine Learning Based DDoS Attack Detection from Source Side in Cloud",
IEEE International Conference on Cyber Security and Cloud Computing (CSCloud), New York, IEEE, June 2017.
Tagged XML BibTex
"How secure is your cache against side-channel attacks?",
IEEE/ACM International Symposium on Microarchitecture (Micro), Boston, Massachusetts, USA, ACM, Oct 2017.
Tagged XML BibTex
"Cross-scale Color Image Restoration Under High Density Salt-and-pepper Noise",
IEEE International Conference on Image Processing (ICIP), Beijing, China, IEEE, 18/09/2017.
Tagged XML BibTex
"Information Leakage Due to Cache and Processor Architectures",
PhD Thesis, Electrical Engineering Department, Princeton, NJ, Princeton University, pp. 135, 2012 .
Abstract
Tagged XML BibTex
"A Novel Cache Architecture with Enhanced Performance and Security",
Proceedings of the 41st. Annual IEEE/ACM International Symposium on Microarchitecture (Micro-41), pp. 88-93, December 2008.
Tagged XML BibTex
"Alternative application-specific processor architectures for fast arbitrary bit permutations",
International Journal of Embedded Systems, vol. 3, issue 4, pp. 219-228, 2008 .
Tagged XML BibTex