- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Filters: author is Lee [Clear All Filters]
A
"Arbitrary Bit Permutations in One or Two Cycles",
Proceedings of the 14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2003), The Hague, The Netherlands, pp. 237-247, June 2003.
Tagged XML BibTex
"A Processor Architecture Defense against Buffer Overflow Attacks",
Proceedings of the IEEE International Conference on Information Technology: Research and Education (ITRE 2003), Newark, New Jersey, USA, pp. 243-250, Aug. 2003.
Tagged XML BibTex
"Adding 3D Graphics Support for PLX",
Proceedings of the IEEE International Conference on Information Technology: Research and Education (ITRE 2003), Newark, New Jersey, USA, pp. 40-44, Aug. 2003.
Tagged XML BibTex
"Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications",
Proceedings of the International Conference on Computer Design (ICCD 2001), Austin, Texas, USA, pp. 453-461, Sept. 2001.
Tagged XML BibTex