- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Filters: author is Arora [Clear All Filters]
A
"Architectural Enhancements for Secure Embedded Processing",
Proceedings of the NATO Advanced Research Workshop "Security and Embedded Systems", Patras, Greeece, Aug. 2005.
Tagged XML BibTex
E
"Enhancing Security through Hardware-assisted Run-time Validation of Program Data Properties",
Proceedings of ACM/IEEE International Conference on Hardware Software Co-design and System Synthesis (CODES+ISSS 2005), New York, USA, pp. 190-195, Sept. 2005.
Tagged XML BibTex