- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
SecureCore
New computer architecture aids emergency response
Wed, 11/07/2007 - 15:07 — PALMSPrinceton University Top Stories — by Teresa Riordan · Posted October 31, 2007; 10:21 a.m.
Princeton researchers have invented a computer architecture that enables the secure transmission of crucial rescue information to first responders during events such as natural disasters, fires or terrorist attacks.
SecureCore Year 2 Accomplishments
Wed, 11/07/2007 - 15:03 — PALMSYear 2 Accomplishments (pdf) 1.04MB
SecureCore Publications
Published conference and journal papers are listed first, followed by internal Technical Reports and work submitted to conferences/journals but not yet accepted/published. Papers are listed in reverse chronology order, by functional categories (with a few papers listed in more than one category).
A. SecureCore Processor Architecture:
Secret Protection (SP) Architecture
