

PLX 1.1 ISA Encoding

February 2002

TABLE 1. Major opcode mappings and instruction formats.

Opcode	Instruction	Form	Opcode	Instruction	Form	Opcode	Instruction	Form	Opcode	Instruction	Form
00	Jump	0	10	Load Indexed 4 Byte	4a	20	Add Immediate	2	30	Packed ALU Instructions	4a
01	Jump and Link	0	11	Load Indexed 8 Byte	4a	21	Subtract Immediate	2	31	Packed Multiply Instructions	4a
02	Jump Register	1	12	Load 4 Byte	2	22	And Immediate	2	32	Packed Shift and Subword Permutation Instructions	4a
03	Jump Register and Link	1	13	Load 8 Byte	2	23	Or Immediate	2	33	Packed Shift and Subword Permutation Instructions with Immediate	4b
04	Load Immediate (loadi.z.pos)	1	14	Load Indexed 4 Byte Update	4a	24	Xor Immediate	2	34		
05	Load Immediate (loadi.k.pos)	1	15	Load Indexed 4 Byte Update	4a	25	Shift Left Logical Immediate	2	35		
06			16	Load 4 Byte Update	2	26	Shift Right Arithmetic Immediate	2	36		
07	Trap	0	17	Load 8 Byte Update	2	27	Shift Right Logical Immediate	2	37		
08	Compare	5a	18	Store 1 Byte	2	28	Deposit	3	38		
09	Compare Immediate	5b	19	Store 2 Byte	2	29	Extract	3	39		
0A	Test Bit	5b	1A	Store 4 Byte	2	2A	Shift Right Pair	4c	3A		
0B	Change Predicate Register Set	5b	1B	Store 8 Byte	2	2B			3B		
0C	Change Predicate Register Set and Load	5b	1C	Store 1 Byte Update	2	2C			3C		
0D	Reserved for cmpi.rel.w0		1D	Store 2 Byte Update	2	2D			3D		
0E	Reserved for cmpi.rel.w1		1E	Store 4 Byte Update	2	2E			3E		
0F			1F	Store 8 Byte Update	2	2F			3F		

Remarks

1. Subop mappings for instructions with opcodes 30 through 33 (these are the instructions with a light-grey background) are defined in Tables 4 through 7.
2. Opcodes that are currently not assigned to any instruction are marked by a dark-grey background.

TABLE 2. Instruction format definitions.

Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
0	Pred (3)			Opcode (6)						Immediate (23)																												
1	Pred (3)			Opcode (6)						Register (5)					Immediate (16)																							
2	Pred (3)			Opcode (6)						Register (5)					Register (5)					Immediate (13)																		
3	Pred (3)			Opcode (6)						Register (5)					Register (5)					Immediate (7)							Immediate (6)											
4a	Pred (3)			Opcode (6)						Register (5)					Register (5)					Register (5)					Subop (8)													
4b	Pred (3)			Opcode (6)						Register (5)					Register (5)					Immediate (5)					Subop (8)													
4c	Pred (3)			Opcode (6)						Register (5)					Register (5)					Register (5)					Immediate (8)													
5a	Pred (3)			Opcode (6)						Register (5)					Register (5)					Subop (3)			Pred (3)			Pred (3)			Immediate (4)									
5b	Pred (3)			Opcode (6)						Register (5)					Immediate (8)										Pred (3)			Pred (3)			Immediate (4)							
		Example																																				
		(P) jmp imm23																																				
		(P) loadi.hi Rd,imm18																																				
		(P) load.4.x Rd,Rs1,imm13																																				
		(P) deposit Rd,Rs1,imm7,imm6																																				
		(P) padd.4 Rd,Rs1,Rs2																																				
		(P) pshifti.4.r.a Rd,Rs1,imm5																																				
		(P) shrp Rd,Rs1,Rs2,imm8																																				
		(P) cmp.eq Rs1,Rs2,P1,P2																																				
		(P) cmpi.ne Rs1,imm8,P1,P2																																				

Remarks

Pred stands for Predicate.

TABLE 3. Mnemonics and Layouts of Instructions with Opcodes 00 through 2F.

Opcode	Instruction	Mnemonic	Type	Subop	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
00	Jump	jmp	0		p	p	p	0	0	0	0	0	0	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i		
01	Jump and Link	jmp.link	0		p	p	p	0	0	0	0	0	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i		
02	Jump Register	jmp.reg	1		p	p	p	0	0	0	0	1	0	r	r	r	r	r	0	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i		
03	Jump Register and Link	jmp.reg.link	1		p	p	p	0	0	0	0	1	1	r	r	r	r	r	0	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
04	Load Immediate Bits 0-15 - Zero Upper Bits	loadi.z.0	1		p	p	p	0	0	0	1	0	0	r	r	r	r	r	0	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i		
04	Load Immediate Bits 16-31 - Zero Upper Bits	loadi.z.1	1		p	p	p	0	0	0	1	0	0	r	r	r	r	r	0	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
04	Load Immediate Bits 32-47 - Zero Upper Bits	loadi.z.2	1		p	p	p	0	0	0	1	0	0	r	r	r	r	r	1	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
04	Load Immediate Bits 48-63 - Zero Upper Bits	loadi.z.3	1		p	p	p	0	0	0	1	0	0	r	r	r	r	r	1	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
05	Load Immediate Bits 0-15 - Keep Upper Bits	loadi.k.0	1		p	p	p	0	0	0	1	0	1	r	r	r	r	r	0	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
05	Load Immediate Bits 16-31 - Keep Upper Bits	loadi.k.1	1		p	p	p	0	0	0	1	0	1	r	r	r	r	r	0	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	
05	Load Immediate Bits 32-47 - Keep Upper Bits	loadi.k.2	1		p	p	p	0	0	0	1	0	1	r	r	r	r	r	1	0	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i
05	Load Immediate Bits 48-63 - Keep Upper Bits	loadi.k.3	1		p	p	p	0	0	0	1	0	1	r	r	r	r	r	1	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i
06					p	p	p	0	0	0	1	1	0																									
07	Trap	trap	0		p	p	p	0	0	0	1	1	1	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	

TABLE 3. Continued

Opcode	Instruction	Mnemonic	Type	Subop	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
08	Compare - Equal	cmp.eq	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r				
08	Compare - Not Equal	cmp.ne	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r			
08	Compare - Less Than - Signed	cmp.lt	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Less Than or Equal - Signed	cmp.le	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Greater Than - Signed	cmp.gt	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Greater Than or Equal - Signed	cmp.ge	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Less Than - Unsigned	cmp.ltu	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Less Than or Equal - Unsigned	cmp.leu	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Greater Than - Unsigned	cmp.gtu	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare - Greater Than or Equal - Unsigned	cmp.geu	5a	000	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare Parallel Write Zero - Equal	cmp.eq.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
08	Compare Parallel Write Zero - Not Equal	cmp.ne.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Less Than - Signed	cmp.lt.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Less Than or Equal - Signed	cmp.le.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write Zero - Greater Than - Signed	cmp.gt.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Greater Than or Equal - Signed	cmp.ge.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Less Than - Unsigned	cmp.ltu.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Less Than or Equal - Unsigned	cmp.leu.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Greater Than - Unsigned	cmp.gtu.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write Zero - Greater Than or Equal - Unsigned	cmp.geu.w0	5a	100	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write One - Equal	cmp.eq.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write One - Not Equal	cmp.ne.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Less Than - Signed	cmp.lt.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Less Than or Equal - Signed	cmp.le.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Greater Than - Signed	cmp.gt.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Greater Than or Equal - Signed	cmp.ge.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Less Than - Unsigned	cmp.ltu.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
08	Compare Parallel Write One - Less Than or Equal - Unsigned	cmp.leu.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write One - Greater Than - Unsigned	cmp.gtu.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
08	Compare Parallel Write One - Greater Than or Equal - Unsigned	cmp.geu.w1	5a	101	p	p	p	0	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	

TABLE 3. Continued

Opcode	Instruction	Mnemonic	Type	Subop	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
09	Compare Immediate - Equal	cmpi.eq	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	p	p	0	0	0	0
09	Compare Immediate - Not Equal	cmpi.ne	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	p	0	0	0	1	
09	Compare Immediate - Less Than - Signed	cmpi.lt	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	p	0	0	1	0	
09	Compare Immediate - Less Than or Equal - Signed	cmpi.le	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	p	0	0	1	1	
09	Compare Immediate - Greater Than - Signed	cmpi.gt	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	0	1	0	0		
09	Compare Immediate - Greater Than or Equal - Signed	cmpi.ge	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	0	1	0	1		
09	Compare Immediate - Less Than - Unsigned	cmpi.lt.u	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	0	1	1	0		
09	Compare Immediate - Less Than or Equal - Unsigned	cmpi.le.u	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	0	1	1	1		
09	Compare Immediate - Greater Than - Unsigned	cmpi.gt.u	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	1	0	0	0		
09	Compare Immediate - Greater Than or Equal - Unsigned	cmpi.ge.u	5b		p	p	p	0	0	1	0	0	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	1	0	0	1		
0A	Test Bit	testbit	5b		p	p	p	0	0	1	0	1	0	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	t	t	t	t		
0B	Change Predicate Set	changepr	5b		p	p	p	0	0	1	0	1	1	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	t	t	t	t		
0C	Change Predicate Set and Load	changepr.ld	5b		p	p	p	0	0	1	1	0	0	r	r	r	r	r	i	i	i	i	i	i	i	i	p	p	p	p	p	t	t	t	t		
0D	Reserved for cmpi.rel.w0				p	p	p	0	0	1	1	0	1																								
0E	Reserved for cmpi.rel.w1				p	p	p	0	0	1	1	1	0																								
0F					p	p	p	0	0	1	1	1	1																								

TABLE 3. Continued

Opcode	Instruction	Mnemonic	Type	Subop	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
20	Add Immediate	addi	2		p	p	p	1	0	0	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
21	Subtract Immediate	subi	2		p	p	p	1	0	0	0	0	1	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
22	And Immediate	andi	2		p	p	p	1	0	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
23	Or Immediate	ori	2		p	p	p	1	0	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
24	Xor Immediate	xori	2		p	p	p	1	0	0	1	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
25	Shift Left Logical Immediate	slli	2		p	p	p	1	0	0	1	0	1	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
26	Shift Right Arithmetic Immediate	srai	2		p	p	p	1	0	0	1	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
27	Shift Right Logical Immediate	srl	2		p	p	p	1	0	0	1	1	1	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
28	Deposit	deposit	3		p	p	p	1	0	1	0	0	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
29	Extract	extract	3		p	p	p	1	0	1	0	0	1	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
2A	Shift Right Pair	shrp	4c		p	p	p	1	0	1	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
2B					p	p	p	1	0	1	0	1	1																									
2C					p	p	p	1	0	1	1	0	0																									
2D					p	p	p	1	0	1	1	0	1																									
2E					p	p	p	1	0	1	1	1	0																									
2F					p	p	p	1	0	1	1	1	1																									

TABLE 6. Subop Definitions for Parallel Shift and Subword Permutation Instructions (opcode = 32).

Opcode	Instruction	Mnemonic	Type	*Subop w/o ss	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
32	Parallel Shift 2 Byte Left	pshift.2.l	4a	0	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		
32	Parallel Shift 4 Byte Left	pshift.4.l	4a	0	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
32	Parallel Shift 8 Byte Left	pshift.8.l	4a	0	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Parallel Shift 2 Byte Right Arithmetic	pshift.2.ra	4a	1	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
32	Parallel Shift 4 Byte Right Arithmetic	pshift.4.ra	4a	1	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Parallel Shift 8 Byte Right Arithmetic	pshift.8.ra	4a	1	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Parallel Shift 2 Byte Right Logical	pshift.2.r	4a	2	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
32	Parallel Shift 4 Byte Right Logical	pshift.4.r	4a	2	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Parallel Shift 8 Byte Right Logical	pshift.8.r	4a	2	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Mix 1 Byte Left	mix.1.l	4a	10	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	
32	Mix 2 Byte Left	mix.2.l	4a	10	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Mix 4 Byte Left	mix.4.l	4a	10	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Mix 1 Byte Right	mix.1.r	4a	11	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Mix 2 Byte Right	mix.2.r	4a	11	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Mix 4 Byte Right	mix.4.r	4a	11	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
32	Permute	perm	4a	20	p	p	p	1	1	0	0	1	0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	

Remarks

* The subop w/o sw field excludes the two lowest-order bits (bits 0 and 1 of the instruction) of the subop. These two bits are used to indicate the subword size of the instruction.

TABLE 7. Subop Definitions for Parallel Shift and Subword Permutation Instructions with Immediates (opcode = 33).

Opcode	Instruction	Mnemonic	Type	*Subop w/o ss	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
33	Parallel Shift Immediate 2 Byte Left	pshifti.2.l	4b	0	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	0	0	1
33	Parallel Shift Immediate 4 Byte Left	pshifti.4.l	4b	0	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	0	1	0
33	Parallel Shift Immediate 8 Byte Left	pshifti.8.l	4b	0	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	0	1	1
33	Parallel Shift Immediate 2 Byte Right Arithmetic	pshifti.2.ra	4b	1	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	1	0	1
33	Parallel Shift Immediate 4 Byte Right Arithmetic	pshifti.4.ra	4b	1	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	1	1	0
33	Parallel Shift Immediate 8 Byte Right Arithmetic	pshifti.8.ra	4b	1	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	0	1	1	1
33	Parallel Shift Immediate 2 Byte Right Logical	pshifti.2.r	4b	2	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	1	0	0	1
33	Parallel Shift Immediate 4 Byte Right Logical	pshifti.4.r	4b	2	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	1	0	1	0
33	Parallel Shift Immediate 8 Byte Right Logical	pshifti.8.r	4b	2	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	0	0	1	0	1	1
33	Mux 1 Byte Reverse	mux.1.rev	4b	8	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	0	0	0	0	0
33	Mux 1 Byte Mix	mux.1.mix	4b	9	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	0	0	1	0	0
33	Mux 1 Byte Shuffle	mux.1.shuf	4b	A	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	0	1	0	0	0
33	Mux 1 Byte Alternate	mux.1.alt	4b	B	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	0	1	1	0	0
33	Mux 1 Byte Broadcast	mux.1.brcst	4b	C	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	1	0	0	0	0
33	Mux 2 Byte Broadcast	mux.2.brcst	4b	D	p	p	p	1	1	0	0	1	1	r	r	r	r	r	r	r	r	r	r	r	i	i	i	i	i	0	0	1	1	0	1	0	1
33	Reserved for Mux 2 Byte Reverse				p	p	p	1	1	0	0	1	1																								
33	Reserved for Mux 2 Byte Mix				p	p	p	1	1	0	0	1	1																								

Remarks

* The subop w/o sw field excludes the two lowest-order bits (bits 0 and 1 of the instruction) of the subop. These two bits are used to indicate the subword size of the instruction.