- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
Technical Report
Efficient Randomness Generation Techniques for Embedded Systems,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-015, December 2007.
Tagged XML BibTex
Fast Bit Matrix Multiplication in Commodity Microprocessors,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-011, November 2007.
Tagged XML BibTex
Memory Integrity for Secure Computing Platforms,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-003, June 2007.
Tagged XML BibTex
PAX: A Cryptographic Processor with Parallel Table Lookup and Wordsize Scalability,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-010, November 2007.
Tagged XML BibTex
Resolving Encoding Issues in Combining PAX and PLX Instruction Sets,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-007, August 2007.
Tagged XML BibTex
SP Processor Architecture Reference Manual,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-009, 11/21/2007.
Tagged XML BibTex
TEC-Tree: A Low Cost and Parallelizable Tree for Efficient Defense against Memory Replay Attacks,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-002, March 2007.
Tagged XML BibTex
Papers are copyright by their authors, publishers, and/or Princeton University. Please see publishes' sites or contact the authors for full copyright policies.