- Home
- People
- Projects
- Practical Security Verification
- Secure Cloud Computing
- Security of AI Systems
- Deep Learning for Security
- Smartphone Security
- Cache Side-Channels and Secure Caches
- De-anonymization
- Running Unvetted Programs
- Secure RISC-V processor
- SP and Bastion Secure Processor Architectures
- Crypto Acceleration
- OpenSPARC Researh
- SecureCore
- Advanced Bit Manipulation
- PAX
- PLX
- Publications
- Research
- Conference and Journals
- Project Archive
- Photos
G
"Virtualization of a Processor-based Crypto-Protection Mechanism and Integration within a Separation Kernel Architecture",
Princeton University Department of Electrical Engineering Technical Report CE-L2006-006, November 2006.
Tagged XML BibTex
H
"Cloud Server Benchmark Suite for Evaluating New Hardware Architectures",
IEEE Computer Architecture Letters, July-Dec 2016.
Abstract
Tagged XML BibTex
"Performance Measurement and Security Testing of a Secure Cache Design",
MSE Thesis, Electrical Engineering Department, Princeton, Princeton University, 2015 .
Tagged XML BibTex
"A New Basis for Shifters in General-Purpose Processors for Existing and Advanced Bit Manipulations",
IEEE Transactions on Computing, vol. 58, issue 8, August 2009.
Abstract
Tagged XML BibTex
"Accelerating the Whirlpool Hash Function Using Parallel Table Lookup and Fast Cyclical Permutation",
Proceedings of the 15th Fast Software Encryption Workshop (FSE), Lausanne, Switzerland, February 2008.
Abstract
Tagged XML BibTex
"Advanced Bit Manipulation Instructions: Architecture, Implementation and Applications",
Department of Electrical Engineering: Princeton University, 2008 .
Abstract
Tagged XML BibTex
Fast Bit Matrix Multiplication in Commodity Microprocessors,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-011, November 2007.
Tagged XML BibTex
"Performing Advanced Bit Manipulations Efficiently in General-Purpose Processors",
Proceedings of the 18th IEEE Symposium on Computer Arithmetic (ARITH-18), Montpellier, France, pp. 251-260, June 2007.
Abstract
Tagged XML BibTex
A New Basis for Shifters in General-Purpose Processors for Existing and Advanced Bit Manipulations,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-004, July 2007.
Tagged XML BibTex
Accelerating the Whirlpool Hash Function using On-Chip Lookup Tables,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-001, February 2007.
Tagged XML BibTex
Achieving Very Fast Bit Matrix Multiplication in Commodity Microprocessors,
, Princeton University Department of Electrical Engineering Technical Report CE-L2007-006, August 2007.
Tagged XML BibTex
"Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions",
Proceedings of the IEEE 17th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 65-72, 11/09/2006.
Abstract
Tagged XML BibTex
"Comparing Fast Implementations of Bit Permutation Instructions",
Proceedings of the 38th Annual Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, USA, pp. 1856-1863, Nov. 2004.
Tagged XML BibTex
J
"A Hardware-based Technique for Efficient Implicit Information Flow Tracking",
IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, IEEE, 07/11/2016.
Tagged XML BibTex
"Cyber Defenses for Physical Attacks and Insider Threats in Cloud",
Proceedings of the ACM Symposium on Information, Computer and Communications Security (AsiaCCS), June 2014.
Tagged XML BibTex
"Hardware-Enhanced Security for Cloud",
Secure Cloud Computing , Berlin, Springer, pp. 57-76, 2014 .
Tagged XML BibTex
"Architectures for Secure Cloud Computing Servers",
PhD Thesis, Electrical Engineering Department, Princeton, NJ, Princeton University, 2013 .
Tagged XML BibTex
"BitDeposit: Deterring Attacks and Abuses of Cloud Computing Services Through Economic Measures",
in Proceedings of the Workshop on Assured Cloud Computing (ACC), May 2013.
Tagged XML BibTex
"Architectural Support for Hypervisor-Secure Virtualization",
in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 3–7, 2012.
Abstract
Tagged XML BibTex
"Physical Attack Protection with Human-Secure Virtualization in Data Centers",
Workshop on Open Resilient human-aware Cyber-physical Systems (WORCS), June 25, 2012.
Tagged XML BibTex
"Rapid Single-Chip Secure Processor Prototyping on OpenSPARC FPGA Platform",
in Proceedings of the Rapid System Prototyping Symposium (RSP), May 24-27, 2011.
Abstract
Tagged XML BibTex
"A Case for Hardware Protection of Guest VMs from Compromised Hypervisors in Cloud Computing",
in Proceedings of the Second International Workshop on Security and Privacy in Cloud Computing (SPCC), June 20-24, 2011.
Abstract
Tagged XML BibTex
"Eliminating the Hypervisor Attack Surface for a More Secure Cloud",
in Proceedings of the Conference on Computer and Communications Security (CCS), Oct. 17-21, 2011.
Abstract
Tagged XML BibTex
"Trust but Verify: Trust Evidence for Hypervisor-Secure Virtualization",
Princeton University Department of Electrical Engineering Technical Report CE-L2011-008, Nov. 16, 2011.
Tagged XML BibTex
"Securing the Use of Sensitive Data on Remote Devices Using a Hardware-Software Architecture",
PhD Thesis, Electrical Engineering Department, Princeton, NJ, Princeton University, pp. 294, 2010 .
Abstract
Tagged XML BibTex
Papers are copyright by their authors, publishers, and/or Princeton University. Please see publishes' sites or contact the authors for full copyright policies.